Abstract
Introduction
Fine-linewidth low-voltage CMOS technologies make possible fast and low-power operation for digital circuitry; however, they introduce problems for the designers of analog circuits [1] . One difficulty involves the operation of floating switches required in switched-capacitor (SC) circuits. If the dc supply range § ! " # § $ & % , these floating switches can no longer be turned on for midrange signals [2] . Boosted or bootstrapped clock signals can overcome this problem [3] , but they may stress and damage the gate oxide [4] . Low-threshold switches can also be used [5] , but they require special fabrication technology which may be expensive, and tend to lead to increased leakage currents.
The commonly used technique for realizing lowvoltage (LV) SC circuits in standard CMOS technology uses switched opamps (SOs) [6] , [7] . An SC integrator using a SO is shown in Fig. 1 . It does not have any floating switches, and hence can use low (e.g., 1 V) supply voltage. However, since the opamp needs to be turned off and then on again in every clock cycle, the settling time of the resulting transients limits the speed of the operation.
An alternative to the SO technique was proposed by us earlier [8] . It utilizes opamps whose output is reset to their input during one of the clock phases, and hence will be called reset opamps (ROs). The opamps remain in their active voltage regions at all times, and hence the turn-on and turn-off transients are avoided, making fast operation possible. Details of the various circuit techniques which can be used to implement RO stages were described in [8] .
This paper describes a LV (1.05-1.2 V) high-speed £ ¥ ¤ modulator using RO stages. It was fabricated in a standard 0.35-¦ m CMOS process, could be clocked over 10 MHz, and achieved 13-bit performance over the audio frequency range. Over a 50-kHz signal band, it gave a 12.5-bit conversion accuracy. Fig. 2 illustrates the block diagram of the modulator. Since the RO integrators used introduce half clock period delays, matching delays were introduced into the feedback paths. These were realized in the digital domain, using half-delay RS flip-flops.
Modulator architecture
3. The RO integrator and the input buffer , and hence they all can be realized by single NMOS transistors.
Note that (as mentioned above) the integrator introduces a half-period (e y f F ) delay between its input and output signals, and hence adjacent stages must be operated with complementary clock phases.
The input integrator is a special case, since its input capacitor is not connected to the output of a RO. Ref. [10] describes an input stage which can be used to feed the first integrator of the filter. The circuit used by us is shown in Fig. 4 . It is similar to the buffers described in Refs. [10] , [11] . It is basically a track-and-reset (T/R) circuit used as an input-sampling switch. During q g
, it samples the input signal and provides the inverted input signal to the input capacitor of the first stage. During q " h , the opamp is in unity-gain-reset configuration, providing § © to the first stage.
Low-voltage opamp
The opamp used is shown in Fig. 5 [12] . It has a pseudo-differential structure, chosen to ease the implementation of the common-mode feedback (CMFB) circuit. Each half contains a PMOS differential pair and an NMOS inverter output stage, with an RC compensating branch between them. The input stage uses a LV current mirror [7] .
The minimum supply voltage needed for linear operation is given by
The main performance parameters of the opamp with a load of 3.5 pF are summarized in Table 1 . M5n M9n
M3p M4p
Rn Cn
Level shifting and CMFB circuits.
A charge-domain dc level shifter is required to maintain the appropriate input and output common-mode voltages for the opamps. With a CM level of
at the opamp output, the CM at the next opamp input must be set to ground. 
The SC dc level shifter and CMFB circuit [9] used are shown in Fig. 6 
The comparator and the DAC feedback branch
The low-voltage comparator used is shown in Fig. 7 . It requires dc level shifters at the inputs to set the input CM to ground. The reset switches ground both latch outputs, since floating reset switches cannot be used. The simulated transition speed of the comparator was 12 ns. 
The overall circuit diagram
The circuit of the modulator (with the CMFB circuits and input buffers omitted for clarity) is shown in Fig. 9 . The element values (scaled for optimum dynamic range) are given in Table 2 . 
8. Layout and floor plan Fig. 10 shows the die photo of the prototype IC, realized in a 0.35 ¦ m double-poly triple-metal CMOS technology. The digital and analog circuitries are separated, with the opamps located at maximum distance from the digital stages. Well and substrate guard strips and rings were also used to shield the sensitive analog elements from substrate noise. By using static switches, it was possible to allow operation using either the input stage of Fig. 4 or a floating input 
Test results
The fabricated chip was tested with a 10.24 MHz clock signal and with varying (1.05 to 1.2 V) supply voltages. Table 3 gives a summary of the measured results. For audio band (0 to 20 kHz) operation, a true 13-bit accuracy resulted; extending the input frequency range to 0-50 kHz, ENOB = 12.5 bits was obtained. The chip remained operational, but at ENOB = 10.5 bits, down to 0.95 V supply voltage. The SDNR and SNR curves for a 2.5 kHz input sine wave are shown in Fig. 11 .
The typical measured spectrum of the digital output stream is illustrated in Fig. 12 . No harmonics were detected.
There was a variation of the threshold voltages from the simulation models to the actual chips. While the models assumed § $ | { G # Â [dB] input buffer had to be used. The performance did not vary significantly between the two modes of operation.
Conclusions
A low-voltage and fast delta-sigma ADC was designed and fabricated. It uses unity-gain-reset opamps, which do not require the turning on and off associated with switched opamps. The test results indicate that this circuit technique is suitable for high-speed high-accuracy operation with 1 V or lower supply voltages.
